Leaked Intel Alder Lake slides indicate support for PCIe 5.0 and DDR5
Click here to post a comment for Leaked Intel Alder Lake slides indicate support for PCIe 5.0 and DDR5 on our message forum
Undying
At this point it would be smart waiting for ddr5 platform from both intel and amd instead of buying these overpriced ddr4 systems.
Fox2232
Undying
IchimA
@Undying ... Man I am not sure about you ... but I am always waiting for second or third gen of this things ( DDR5 - CPU Platform )
Even if the new INTEL and AMD will come out I will wait for second iteration ...
Astyanax
PCIE 5 is pointless, skip to 6.
Moonbogg
I would want one without the small, slower cores. Just the 8 faster cores would be ideal for a gaming rig. I don't want the scheduler assigning gaming tasks to slower cores. Also, DDR5 is going to be hilariously expensive at first I bet. I think I'll see how performance/price plays out. If these CPUs cost $600 and 32gb of DDR5 costs $500 then that's not exactly exciting in my book, especially when a $250 10700K will max any GPU and game for years to come over 1080p.
Astyanax
sozuoka
PrMinisterGR
nosirrahx
Astyanax
just a reminder that intel doesn't benefit from DDR frequency as much as AMD does.
DmitryKo
PCIe 6.0 is not finalized yet.
Also M.2 (NVMe) slots will be limited to PCIe 4.0 x4 in both Alder Lake and Meteor Lake, according to WccfTech.
cucaulay malkin
https://www.purepc.pl/jaka-pamiec-do-procesora-amd-ryzen-5-3600-test-ddr4-2133-4000?page=0,17
https://www.purepc.pl/test-pamieci-ddr4-2133-3600-mhz-na-intel-core-i5-8600k?page=0,4
it's also worth mentioning 4000 async mode is barely as good as 3400/3200 sync
this is true
I compared some of the same games that appear in both tests,r5 3600 usually sees 10-15% increase form going from 3000 to 3600
i5 8600k it's 5-10%
so both benefit,and noticeably,ryzen gets 4-6% more out of it.
Astyanax
nosirrahx
DmitryKo
evice drivers and software optimised for data access patterns of flash memory disks.
BTW Microsoft is planning to bring the DirectStorage API from Xbox Series X to Windows 10 - this will require an NVMe disk for muich improved load times. Details will be available at Game Stack Live event (April 20-21, 2021).
Optane has no caveats when used in disk storage devices, but it's simply too expensive for a consumer PCs. Intel recently cancelled all end-user storage devices and concentrated on server-oriented 'Optane DC' DIMM memory.
That's too late for a product released by end of 2021. The final spec should have been released two years prior, and final silicon should have been taped out a year prior.
NVMe still uses 512 Byte sectors and LBA adressing to match hard disk access patterns of current software. We would need 1) large sectors/clusters and contiguous alocation of free space, and 2) dAstyanax
DmitryKo
Meteor Lake, a 7 nm node refresh.
PCIe 6.0 is not at the final draft stage yet - that would be version 0.9, and so far only draft 0.7 has been approved.
No, that's nosirrahx
DmitryKo
https://nvmexpress.org/new-nvmetm-s...-namespaces-zns-as-go-to-industry-technology/
https://blog.westerndigital.com/nvme-spec-ratification-zns-ssd/
https://www.anandtech.com/show/15959/nvme-zoned-namespaces-explained/3
https://blog.westerndigital.com/what-is-zoned-storage-initiative/
https://zonedstorage.io/introduction/zns/
Random access performance would still be limited by the embedded NVMe controller, which has to translate LBA sectors and align all operations to native read/write page size - and as long as disk operations are still based on 512 Byte sectors and 4KByte clusters, even Optane (3D Xpoint) memory wouldn't help random access throughput, in spite of being 3 to 4 orders of magnitude faster than flash memory.
FYI there are recent NVMe specification, NVMe Zoned Namespaces (ZNS) with ZNS Command set, a part of upcoming NVMe 2.0.
Zones are based on physical flash memory dies; they use sequential writes and append-only write policy with native flash memory write/erase block I/O sizea. This would move garbage collection and wear levelling to the OS, reducing write amplification and overprovisioning, and improve access latencies by eliminating the Flash Translation Layer (FTL).