PCIe 6.0 Specification, Version 0.5 has been released - ready for first prototypes
Click here to post a comment for PCIe 6.0 Specification, Version 0.5 has been released - ready for first prototypes on our message forum

anticupidon
Sounds interesting for data centers and enterprise level hardware configurations, but for common desktop users doesn't mean a thing. We are yet to fully harvest the benefits of PCI-E 4.0 and see hardware saturating the port and demanding for more bandwidth.
But hey, technology develops at a very fast pace, who are we to slow it down?

vestibule
Looks like we will never need light communication?(Laser).

386SX
PCIe 6.0 x1 = PCIe 5.0 x2 = PCIe 4.0 x4 = PCIe 3.0 x8 = PCIe 2.0 x16
So one single lane is able to provide the same bandwidth as PCIe 2.0 x16 ... let that sink in ... slooooowly. 😉
Or 2 lanes can provide PCIe 3.0 x16 ...
24 lanes (standard Ryzen platform, 16 GPU, 4 NVMe, 4 chipset) of PCIe 6.0 provide equal bandwidth as a whooping 192 lanes (!!!) of PCIe 3.0 (in theory, bandwidth only).
I love maths. 😀

blacknova

schmidtbag
I'd like to see this actually be an evolution. We're reaching a point where x16 slots could go away. As others have pointed out, we hardly have anything to saturate 3.0 at x16 (let alone 4.0) so the only real benefit of having this much bandwidth is to reduce the amount of lanes. Fewer lanes means less EMI and/or more space on the motherboard for other things.

Reddoguk
We have no idea what bandwidth future GFX cards will use. I was hoping for PCIe5 this year along with DDR5 also.
What i want is a new build this year with AMD 4700X cpu and a Geforce RTX 3080, would be nice if we got a new chipset also 670X.
What we do know is Zen3 and nvidia ampere will hit the market around June/August.