Corsair Xeneon 27QHD240 OLED monitor review
ASUS Radeon RX 7600 STRIX OC review
Corsair RM1200X SHIFT 1200W PSU Review
Intel NUC 13 Pro (Arena Canyon) review
Endorfy Arx 700 Air chassis review
Beelink SER5 Pro (Ryzen 7 5800H) mini PC review
Crucial T700 PCIe 5.0 NVMe SSD Review - 12GB/s
Sapphire Radeon RX 7600 PULSE review
Gainward GeForce RTX 4060 Ti GHOST review
Radeon RX 7600 review
AMD Zen 4 Based Genoa CPUs Get 1 MB L2 Cache per Core
And that's a lot. In Geekbench some scores leaked, and while we don't trust geekbench scores, the specs however are listed in great detail.
AMD Genoa ZEN4 based architecture will find its way into server and workstation CPUs, and thus specs are now leaked to some extent.
An engineering sample CPU is clocked at 1.2 GHz, not relevant since it's an ES sample, but noteworthy is that AMD has increased the L2 cache to 1 MB per core, that double the amount of its predecessor, which is a good thing.
This engineering sample does not appear to feature a 3D V-Cache. It has 128 MB of L3 cache. Even with the clock speed reduced, the Genoa CPU performs remarkably similarly to an EPYC 7513 in single core testing. The EPYC 7513 has a base speed of 2.6 GHz and a boost clock of 3.65 GHz, and it runs Ubuntu 20.04 LTS on both. It outperforms it on several of the subtests, such as navigation, SQLite, and HTML5. Speech recognition and rigid body physics are two areas where it gets close.
This is particularly remarkable given that the Genoa engineering sample operates at less than half the speed of the EPYC 7513. It is possible that it is working at a third of the normal speed. It is anticipated that AMD's Zen 4-based Genoa CPUs will be available later this year. In addition, models with up to 96 cores and 192 threads are envisaged, as well as 12-channel DDR5 memory and PCIe 5.0 expansion capabilities.
AMD Zen 3 processors with 3D V-Cache in early 2022, then Zen 4 later that year with PCIe 5.0 and DDR5. - 10/12/2021 07:11 PM
It's been five years that the first Ryzen processors have been released. AMD posted an interview containing some nice details, AMD confirms that the first Zen 3 CPUs with stacked 3D V-Cache will be ...
AMD Zen 4 (AM5 ) processors look to get an IGP as default and double L2 caches - 08/23/2021 06:33 PM
AMD's future generation Ryzen processors based on the Zen 4 might come equipped with integrated graphics. Details leaked, from the ransomware attack on Gigabyte with files being leaked indicate this....
Gigabyte-hack Discloses AMD Zen 3 Threadripper 5000-cpu codenamed Chagall - 08/17/2021 06:50 PM
The recent Gigabyte hack revealed AMD's next Threadripper CPU series codenamed 'Chagall' in the pipeline. The processors would be based on the Zen 3 architecture and dubbed Threadripper 5000. ...
Renders of AM5 socket for AMD Zen 4 processors - 07/30/2021 08:45 AM
Zen 4 processors will use a land grid array (LGA) socket, according to Twitterer ExecutableFix. Raphael chips would also reportedly have a heat spreader with recesses to accommodate more capacitors....
AMD Zen 4 desktop processes up-to 16 cores, 170 W TDP - 07/14/2021 08:42 AM
While many still are trying to get their hands on a ZEN3 based AMD processors with good pricing, ZEn4 of course is already in the works. And chatter is building up. Desktop CPUs AMD's Zen 4 Raphael ...
tunejunky
Senior Member
Posts: 3470
Joined: 2017-08-18
Senior Member
Posts: 3470
Joined: 2017-08-18
#6005264 Posted on: 03/28/2022 04:19 PM
this is cementing AMD's status in Enterprise
and i'm sorry for Intel as they aren't going to get any traction outside of legacy customers with less intensive needs.
software defined feature sets will not cut it against this.
this is cementing AMD's status in Enterprise
and i'm sorry for Intel as they aren't going to get any traction outside of legacy customers with less intensive needs.
software defined feature sets will not cut it against this.
TLD LARS
Senior Member
Posts: 566
Joined: 2017-03-01
Senior Member
Posts: 566
Joined: 2017-03-01
#6005275 Posted on: 03/28/2022 04:52 PM
This would confirm AM5 1MB L2 per core also right?
As far as I know cache is not something that previously has had yield problems, so there should not be any leftover desktop chips with half the cache blocked off, unless they are made on a different production line.
This would confirm AM5 1MB L2 per core also right?
As far as I know cache is not something that previously has had yield problems, so there should not be any leftover desktop chips with half the cache blocked off, unless they are made on a different production line.
schmidtbag
Senior Member
Posts: 7441
Joined: 2012-11-10
Senior Member
Posts: 7441
Joined: 2012-11-10
#6005296 Posted on: 03/28/2022 06:06 PM
It's kind of funny seeing how 1MB of L2 is considered large again. I had an old Opteron 180 (socket 939) with 1MB of L2 cache per core. Granted, it didn't have an L3 and only 2 cores.
It's kind of funny seeing how 1MB of L2 is considered large again. I had an old Opteron 180 (socket 939) with 1MB of L2 cache per core. Granted, it didn't have an L3 and only 2 cores.
tunejunky
Senior Member
Posts: 3470
Joined: 2017-08-18
Senior Member
Posts: 3470
Joined: 2017-08-18
#6005305 Posted on: 03/28/2022 06:55 PM
This would confirm AM5 1MB L2 per core also right?
As far as I know cache is not something that previously has had yield problems, so there should not be any leftover desktop chips with half the cache blocked off, unless they are made on a different production line.
excellent point.
point of interest is that both Genoa and Ryzen have an spankin' new fab for limited models, and both Genoa and Ryzen (and TR) share fab runs on existing fabs.
the 3D cache models are at maximum output (wafers per month) but only one fab so the lion's share is the Genoa 3D cache and the consumer halo is the 5800X3D, actual numbers of 5800X3D are the just to make the point.
which is also why you might expect the price of the 5800X3D, while the Genoa prices are "a steal".
the main fabs in use have spent the last year pumping out iPhone 13's so volume production is no issue with nothing like 3D cache needing to be dealt with.
AMD has been takin' the cache train for a bit and i don't expect (but don't really know) them to be doing cut-downs there
This would confirm AM5 1MB L2 per core also right?
As far as I know cache is not something that previously has had yield problems, so there should not be any leftover desktop chips with half the cache blocked off, unless they are made on a different production line.
excellent point.
point of interest is that both Genoa and Ryzen have an spankin' new fab for limited models, and both Genoa and Ryzen (and TR) share fab runs on existing fabs.
the 3D cache models are at maximum output (wafers per month) but only one fab so the lion's share is the Genoa 3D cache and the consumer halo is the 5800X3D, actual numbers of 5800X3D are the just to make the point.
which is also why you might expect the price of the 5800X3D, while the Genoa prices are "a steal".
the main fabs in use have spent the last year pumping out iPhone 13's so volume production is no issue with nothing like 3D cache needing to be dealt with.
AMD has been takin' the cache train for a bit and i don't expect (but don't really know) them to be doing cut-downs there
Click here to post a comment for this news story on the message forum.
Senior Member
Posts: 3408
Joined: 2013-03-10
Sounds like it will kick ass! Of course it absolutely needs to, considering Intel is back in competition.