AMD Readies Ryzen 5 Series and will offer six- and four-core processors starting April 11
Click here to post a comment for AMD Readies Ryzen 5 Series and will offer six- and four-core processors starting April 11 on our message forum
H83
The 3+3 or 2+2 configurations for the future Ryzens don´t seem to bode well for those chips. With fewer cores on a CCX cluster, the cpu is "forced" to use/access the other cluster more times, resulting in a heavy performance penalty because of the latency between clusters... This will surely bring results down more than expected in relation to the R7 parts. And could make gaming performance even worse!...
Looks like the R5 will be good for those who need MT performance but don´t want to buy a R7 because of the higher price and the R3 will sell because they will be very cheap.
Please someone correct me in case i´m saying something stupid.
schmidtbag
Though I too am disappointed about both CCXs being enabled, there is one optimistic way to look at it:
Fewer cores would involve less communication between the clusters. Though using both clusters will have worse latency than just 1, the latency should still be better than the 8-cores. Fewer cores in general also means less latency between the northbridge, and therefore RAM. It wouldn't surprise me if these CPUs handle RAM frequencies above 3GHz better than the 8-cores.
But here's what I don't get. Imagine the core layout looking something like this:
# - 1 2 - A B - #
# - 3 4 - C D - #
Where 1-4 is one cluster, A-D is the 2nd cluster, and # is the L3 cache. For the quad core models, AMD is basically suggesting the layout could look something like this:
# - 1 2 - A B - #
# - X X - X X - #
Where X are disabled cores. As we all know, cores are often disabled due to imperfect transistors within the core, and compromises its functionality. That being said, we could also expect the layout to look something like this:
# - 1 2 - A X - #
# - X X - C X - #
But here's what I don't get - what happens if all cores in 1-4 are faulty, but A-D are fine? Does that mean AMD is throwing away the entire die? Seems pretty wasteful to me, where I (as well as many others) would rather have a little less L3 cache and no CCX.
H83
schmidtbag
Aura89
H83
Aura89
schmidtbag
PrMinisterGR
Zeblote
vbetts
Moderator
You could always have someone with an 8 core Ryzen disable 2 cores and 4 threads.
Kaarme
Ryu5uzaku
PrMinisterGR
TieSKey
Well my thoughts for this are:
* I bet the extra cache is faster or they know the latency issue can be addressed via software. If not, we should have a 1450 with a single CCX priced slightly higher as a gamer CPU.
* I would expect an R5 1475X as a single, binned CCX @4.1 for gaming in the next months. We are mostly gamers here but the market share AMD wants is on the workstation/oem and server side.
A single CCX Ryzen APU looks extremely attractive for laptops
PrMinisterGR
A single CCX should be around 100mm² max, the 4096 core Vega is around 540mm², so a theoretical configuration of a quad Ryzen with a 1500+ shader Vega could be on the ~270mm² mark.
That would be a great laptop chip at an affordable price.
Fox2232
Backstabak
schmidtbag
Aura89