Marvell Unveils Octeon 10 Network Adapter with 5nm DPU, DDR5 and PCIe 5.0
The network chip Octeon 10 has been announced by Marvell. Aimed at the server market and fabulated at 5nm node of TSMC, it contains up to 36 Arm Neoverse N2 CPU core, which is supported with ECC and is equipped with six-channel ddr5-5200.
The Neoverse N2 cores have the largest cache configuration, which means that they contain 64 KB L1 cache and 1 MB L2 cache per core. The shared L3 cache has sizes from 8 MB to 72 MB. The integrated Ethernet switch supports 16 channels of 50 gigabits each, and there is also a configuration that allows speeds of up to 400 gigabits. It features a PCIe 5.0 x8 connector. The entry-level chips bear the CN103XX hallmark and offer up to eight N2 cores. They consume 10 to 25 watts and therefore have support for four 50Gbit ports. The tdp of the DPU400 top model increases to 60 watts. That is considerably less than the current Octeon TX2 flagship, which consumes 80 to 120 watts (depending on the configuration).
“To meet and exceed the growing data processing requirements for network, storage, and security workloads, Marvell focused on significant DPU innovations across compute, hardware accelerators, and high speed I/O,” said John Sakamoto, vice president of Marvell’s Infrastructure Processors Business Unit. “The OCTEON 10 brings compute leadership, supports networking and security workloads exceeding 400G, and incorporates leading edge I/O including DDR5 and PCIe 5.0.”
In SpecInt2006, the CPU in the base model reaches at least 275 points, the DPU400 top model exceeds 1200 points. Marvell emphasizes that this benchmark is still used to provide an accurate picture of what previous generations offer. The tape-out phase has already had the network chip, and the sampling phase is expected to start in the second half of this year.
Marvell Offers Industry's First 1.6T Ethernet PHY with 100G PAM4 I/Os in 5nm - 06/08/2021 08:41 AM
Marvell today introduced the industry's first 1.6T Ethernet PHY with 100G PAM4 electrical input/outputs (I/Os) in 5nm. The demand for increased bandwidth in the data center to support massive data gr...
Marvell announces Bravera SC5 SSD Controller Family supports PCIe Gen 5.0 (17GB/s) - 05/27/2021 06:10 PM
It's aimed at the data-center business, but the interesting part is that it is PCie Gen 5.0 compatible already. Marvell’s Bravera SC5 controller family, the industry’s first SSD controllers to su...
Marvell Launches Native NVMe RAID Accelerator - 10/08/2020 08:55 AM
Marvell introduced the industry's first native NVMe RAID 1 accelerator, a state-of-the-art technology for virtualized, multi-tenant cloud and enterprise data center environments which demand optimi...
Marvell Launches New lineup of Networking PHYs: 2.5GbE, 5GbE, 10GbE, and More - 08/06/2020 03:49 PM
Marvell announced an integrated set of access, aggregation and core Ethernet switch and PHY solutions that intelligently enable secure and efficient data movement throughout enterprise networks. ...
Marvell Announces OCTEON TX2 Family of Multi-Core Infrastructure Processors - 03/03/2020 04:17 PM
OCTEON TX2 is processors are targeting a wide variety of wired and wireless networking equipment including switches, routers, secure gateways, firewall, network monitoring, 5G base stations, and smart...