TSMC would use "gate all around transistors" for 2nm node
Yes Sir we're already talking about 2nm folks. DigiTimes has an interesting piece up claiming that the 2nm node would introduce something called "gate all around transistors" replacing FinFET with GAA transistors.
TSMC 2nm GAA process development ahead of schedule: TSMC's development of 2nm process technology, which is already out of its pathfinding mode, is ahead of schedule, according to industry sources. TSMC would switch from the 2N node from the currently common finfet transistors to so-called gaafet transistors, of which nanowires are a alternative. Ultimately, the continued use of finfet transistors will pose unconquerable difficulties. With the current finfet transistors, further reduction produces too much leakage of current. The gate encloses the channel of the finfet transistor on three sides.
Thorough enclosure of the channel, as is the case here, solves leakage current complications. The disadvantage of such transistors is that they are far more complex to produce though. Meanwhile, the 3N process should be well underway by the end of 2022.
Member
Posts: 88
Joined: 2014-01-30
I wonder how many pluses Intel will need to compete with this?
Senior Member
Posts: 845
Joined: 2015-05-19
Intel is also developing GAAFET technology for use in whats presumed to be called their 5nm node (note: those sizes are marketing names at this point and not representative of any feature sizes on the chips)
The funny part is that the "source" link in the above article actually points to the anandtech article about Intels GAAFET plans, and not to anything related to TSMC.

Junior Member
Posts: 3
Joined: 2015-02-21
comparing TSMC nm vs Intel nm or Samsung nm is pointless and has allways been. It’s just pure marketing and speculation
Senior Member
Posts: 1665
Joined: 2017-02-14
So around 2024 we should see Ryzen CPU's on TSMC's 2nm process. That is crazy. The transistor density is going to be off the charts. I have a feeling the APU is going to take over when we get down around this density. We are talking about an expected 3.5x density improvement over 7nm. The largest Navi at rumored 505mm2 would be about 144mm2 which would make a nice little chiplet to go along with a small 16 core CPU chiplet. Things are going to get weird.
Senior Member
Posts: 3363
Joined: 2013-03-10
They certainly look more complex, based on the illustration.