AMD Ryzen 9 7900X processor review
AMD Ryzen 5 7600X processor review
AMD Ryzen 7 7700X review
AMD Ryzen 9 7950X review
DDR5 Ryzen 7 7700 DDR5 memory scaling review
Seasonic Arch Q503 chassis + Connect PSU review
GeForce RTX 4080/4090 announcements (preview)
Corsair HS55 Wireless Core Headset review
TerraMaster F4-423 NAS Review
Corsair K60 PRO TKL keyboard review
TSMC Breaks Ground on Fab 18 in Southern Taiwan Science Park
SMC today held a groundbreaking ceremony for its new 5nm fab in the Southern Taiwan Science Park (STSP), where its 3nm fab is also slated to see construction start in 2020.
TSMC’s Fab 18 will be its fourth 12-inch GigaFab® in Taiwan and is scheduled for production of the advanced 5 nanometer process.
Following today’s groundbreaking , the Company plans to complete construction of Phase 1 and begin equipment move-in in the first quarter of 2019, with volume production in early 2020. Phase 2 will start construction in third quarter 2018 and also enter volume production in 2020, while Phase 3 construction is scheduled for third quarter 2019 for volume production in 2021. Once all three phases enter production, the facility’s estimated annual capacity will exceed one million 12-inch wafers, providing 4,000 high-quality jobs and becoming another bastion of TSMC’s manufacturing excellence.
“TSMC’s Fab 18 represents three important commitments from our company: our commitment to future growth, our commitment to continue moving technology forward, and our commitment to Taiwan,” said Chairman Dr. Morris Chang. “Our estimated investment in 5-nanometer technology is approximately NT$700 billion, and total investment in Fab 18 will exceed NT$500 billion.”
TSMC currently employs more than 10,000 people in the Southern Taiwan Science Park, and once Phases 1,2, and 3 enter volume production, more than 14,000 TSMC employees will be living and working in the Tainan area. TSMC hopes the multiplier effect of the jobs and economic value created by the Company and its supply chain will bring prosperity to Tainan and further underscore the Company’s value to society.
TSMC has taken the lead to start 7nm process volume production, captured a 100% market share in 7nm chip fabrication, and outbid Samsung to win orders for fabricating all the application processors needed for iPhone devices on 7nm process. To maintain its leadership in advanced processes, it is highly imperative for TSMC to enter the 5nm production as soon as possible, industry watchers opined.
According to TSMC schedules, the 5nm fab will kick off trial run in the first quarter of 2019 before volume production in 2020. In addition, the company has funneled hundreds of engineers into the R&D of 3nm process, and its 3nm fab is slated to start official run in 2022, expected to cluster more upstream equipment and materials suppliers and downstream packaging and testing players. The 3nm fab is expected to attract aggregate investment funds of around NT$750 billion (US$25.69 billion), including NT$500-600 billion investment from TSMC.
In addition, TSMC will continue applying its high standards of green fab design to Fab 18, with comprehensive measures for energy saving, water conservation, pollution prevention and waste reduction. The design includes an ecological green space, which both preserves habitats of native species and provides a pleasant environment.
The construction of Fab 18 in the Southern Taiwan Science Park is a key part of TSMC’s commitment to expanding investment in Taiwan, and the Company plans to build its 3-nanometer production facilities here as well. TSMC thanks the Taiwan government for its support in access to water, power, land, and other resources, enabling the Company to provide global service from Taiwan and lead its supply chain towards world-class performance. TSMC will continue its endeavor to create high value-added growth opportunities for both the Company and Taiwan.
Fab 18 Basic Information:
- Lot Size: 42 hectares
- Total Floor Area: 950,000 square meters
- Total Cleanroom Area: Over 160,000 square meters (approx. 25 standard soccer fields)
vestibule
Senior Member
Posts: 895
Joined: 2014-04-21
Senior Member
Posts: 895
Joined: 2014-04-21
#5514622 Posted on: 01/26/2018 09:40 PM
Can you all remember when 22nm came along? ( ivy bridge) there was a wide spread theory that silicon had come to the end of the road as fabbing below 22nm with silicon was impossible. But then a new type of lithography was invented and here we are still getting impossibly smaller and smaller.
We must be near then end of the road now? 3nm wt
Can you all remember when 22nm came along? ( ivy bridge) there was a wide spread theory that silicon had come to the end of the road as fabbing below 22nm with silicon was impossible. But then a new type of lithography was invented and here we are still getting impossibly smaller and smaller.
We must be near then end of the road now? 3nm wt
Silva
Senior Member
Posts: 1872
Joined: 2013-06-04
Senior Member
Posts: 1872
Joined: 2013-06-04
#5514748 Posted on: 01/27/2018 02:18 PM
Can you all remember when 22nm came along? ( ivy bridge) there was a wide spread theory that silicon had come to the end of the road as fabbing below 22nm with silicon was impossible. But then a new type of lithography was invented and here we are still getting impossibly smaller and smaller.
We must be near then end of the road now? 3nm wt
At Intel current gen there's only a few atoms between + and - so it's getting harder to stop leaking current.
That's why they invented a new kind of transistor, and now new processes of fabbing.
Eventually we will hit the physics limit. Then, other solutions will have to be engineered.
AMD is already working on it: with infinity fabric, it's just a matter of gluing CCX complexes together and pairing those on a single ship.
Can you all remember when 22nm came along? ( ivy bridge) there was a wide spread theory that silicon had come to the end of the road as fabbing below 22nm with silicon was impossible. But then a new type of lithography was invented and here we are still getting impossibly smaller and smaller.
We must be near then end of the road now? 3nm wt
At Intel current gen there's only a few atoms between + and - so it's getting harder to stop leaking current.
That's why they invented a new kind of transistor, and now new processes of fabbing.
Eventually we will hit the physics limit. Then, other solutions will have to be engineered.
AMD is already working on it: with infinity fabric, it's just a matter of gluing CCX complexes together and pairing those on a single ship.
k3vst3r
Senior Member
Posts: 3603
Joined: 2009-01-03
Senior Member
Posts: 3603
Joined: 2009-01-03
#5514793 Posted on: 01/27/2018 08:38 PM
They already have the solution google carbon nano tubes, that's going replace silicon for future chips.
They already have the solution google carbon nano tubes, that's going replace silicon for future chips.
KissSh0t
Senior Member
Posts: 11477
Joined: 2011-10-22
Senior Member
Posts: 11477
Joined: 2011-10-22
#5514853 Posted on: 01/28/2018 10:44 AM
I wonder how many years from this point in time until 0.5nm
I wonder how many years from this point in time until 0.5nm
Click here to post a comment for this news story on the message forum.
Senior Member
Posts: 406
Joined: 2014-12-09
Real 5nm, or it's more like Intel 10/7 nm?