Corsair H170i Elite Capellix XT review
Forspoken: PC performance graphics benchmarks
ASRock Z790 Taichi review
The Callisto Protocol: PC graphics benchmarks
G.Skill TridentZ 5 RGB 6800 MHz CL34 DDR5 review
Be Quiet! Dark Power 13 - 1000W PSU Review
Palit GeForce RTX 4080 GamingPRO OC review
Core i9 13900K DDR5 7200 MHz (+memory scaling) review
Seasonic Prime Titanium TX-1300 (1300W PSU) review
F1 2022: PC graphics performance benchmark review
G.SKILL Announces New Ultra Low-Latency DDR5-6600 CL34 Memory Kit
G.SKILL are thrilled to release new ultra-low latency, high-speed DDR5-6600 CL34 32GB (2x16GB) memory kit for the latest 12th Gen Intel core processor and Z690 platform.
G.SKILL International Enterprise Co., Ltd., the world’s leading manufacturer of extreme performance memory and gaming peripherals, is pleased to announce the launch of an ultra-low latency, high-speed DDR5-6600 CL34 32GB (2x16GB) memory kit under the Trident Z5 RGB series DDR5 memory, for the latest 12th Gen Intel® Core™ desktop processors and Intel® Z690 chipset motherboards.
Ultra Low-Latency DDR5 Performance Memory
Fully committed to develop extreme performance overclocking memory kits, G.SKILL is releasing a new ultra-low latency, high-speed DDR5-6600 CL34-40-40-105 memory kit in 32GB (2x16GB) kit capacity. The screenshot below shows this memory kit validated with the Intel® Core™ i7-12700K processor and ASUS ROG Maximus Z690 Hero motherboard.
Availability
The DDR5-6600 CL34 32GB (2x16GB) memory kits under the Trident Z5 RGB series is expected to be available in May 2022 via G.SKILL worldwide distribution partners.
Review: G.Skill TridentZ5 6400 CL32 DDR5 scaling - 04/13/2022 09:08 AM
Recently we looked at the performance differential between DDR4 and DDR5 on Alder-Lake, Intels Gen 12th series processors. Today we review a G.Skill TridentZ5 6400 CL32 (!) DDR5 kit to see what the p...
G.Skill Launches 2x32GB DDR5-6000 CL30 64GB Memory Kit - 03/30/2022 09:10 AM
SKILL is delighted to announce the launch of a high-capacity, ultra-low-latency DDR5-6000 CL30 64 GB (32 GB x2) overclocked performance memory kit under the Trident Z5 family, designed for the latest ...
Review: G.Skill TridentZ 5 DDR5 5600 CL36 - 03/15/2022 05:06 PM
G.Skill has prepared very well for launching a new memory standard and has presented three DDR5 series: the Trident Z5 (5600-6400 MHz), the Trident Z5 RGB (the same range as the non-RGB’s), and the ...
High-Speed DDR5-6400 low latency CL32 Kit from G.SKILL is now available - 01/27/2022 10:26 AM
G.SKILL is very excited to be releasing the DDR5-6400 CL32 32GB (2x16GB) memory kit. It's already in stores....
G.Skill sETS DDR5 WR With Overclocked DDR5-8888 RAM - 01/25/2022 09:40 AM
G.Skill and Asus have teamed together once again to set a new world record for DDR5 overclocking. Under extreme liquid nitrogen cooling, the Trident Z5 memory reached DDR5-8888....
Endymion
Senior Member
Posts: 120
Joined: 2014-03-10
Senior Member
Posts: 120
Joined: 2014-03-10
#6011471 Posted on: 04/22/2022 03:12 PM
Does first timing matter so much that other timings can be so loose?
Memory overclock is still a myth to me, and I tried to do it a lot of times.
Does first timing matter so much that other timings can be so loose?
Memory overclock is still a myth to me, and I tried to do it a lot of times.
ruthan
Senior Member
Posts: 565
Joined: 2016-05-24
Senior Member
Posts: 565
Joined: 2016-05-24
#6011472 Posted on: 04/22/2022 03:25 PM
What about DDR5-10000 with CL 500? I know that this CL34 its probably good, but i think that all these lighting speeds with high CL are just bait for people with not enough knowledge..
What about DDR5-10000 with CL 500? I know that this CL34 its probably good, but i think that all these lighting speeds with high CL are just bait for people with not enough knowledge..
David Lake
Senior Member
Posts: 756
Joined: 2008-03-03
Senior Member
Posts: 756
Joined: 2008-03-03
#6011507 Posted on: 04/22/2022 06:45 PM
The latency timings are in clock cycles so you can divide the CL/CAS (Column Address Strobe) by the frequency to get a relative comparison, 6600MHz CL 34 would have the same Column Address Strobe time as 3300MHz CL17 for example. The silicon might switch faster allowing for higher clock frequencies but it still takes about the same amount of time for the tiny capacitors that hold the bit values to be charged and discharged.
The latency timings are in clock cycles so you can divide the CL/CAS (Column Address Strobe) by the frequency to get a relative comparison, 6600MHz CL 34 would have the same Column Address Strobe time as 3300MHz CL17 for example. The silicon might switch faster allowing for higher clock frequencies but it still takes about the same amount of time for the tiny capacitors that hold the bit values to be charged and discharged.
Kaarme
Senior Member
Posts: 3303
Joined: 2013-03-10
Senior Member
Posts: 3303
Joined: 2013-03-10
#6011508 Posted on: 04/22/2022 06:46 PM
Does first timing matter so much that other timings can be so loose?
Memory overclock is still a myth to me, and I tried to do it a lot of times.
A pretty complicated question. RAS selects a row and CAS (CL) selects a cell in the row (a column). That's how memory is read. When you think about it in a way of selecting a row (RAS) and then reading the cells (CAS) in that selected row, it would seem like CAS is more burdened. However, I don't think it's quite that simple. The CPU doesn't actually directly control the memory chip anymore, like it probably did still in the 70's, but instead DDR has its own logic and buffers. When you are accessing memory totally randomly, tighter timings become more relevant, I reckon, because modern memory system always tries to guess what you need next to speed things up.
Maybe someone much wiser will give you a much wiser answer.
Does first timing matter so much that other timings can be so loose?
Memory overclock is still a myth to me, and I tried to do it a lot of times.
A pretty complicated question. RAS selects a row and CAS (CL) selects a cell in the row (a column). That's how memory is read. When you think about it in a way of selecting a row (RAS) and then reading the cells (CAS) in that selected row, it would seem like CAS is more burdened. However, I don't think it's quite that simple. The CPU doesn't actually directly control the memory chip anymore, like it probably did still in the 70's, but instead DDR has its own logic and buffers. When you are accessing memory totally randomly, tighter timings become more relevant, I reckon, because modern memory system always tries to guess what you need next to speed things up.
Maybe someone much wiser will give you a much wiser answer.
Click here to post a comment for this news story on the message forum.
Senior Member
Posts: 1467
Joined: 2006-10-21
I can't wait until it's over 9000.